

# **Fourier Interpolation on an FPGA**

Department of Electrical and Computer Engineering Signal Processing Research Laboratory

Danny Toma and Ashkan Ashrafi

# **Table of Contents**

Introduction	3
Theory	4
Design Considerations	5
Conversion and Sampling Rates	8
Setup	8
Implementation	10
Generating Coefficients	12
Clock Divider	16
Test and Verification	
Appendix	20
References	

# Introduction

This paper describes the implementation of a real-time interpolator on an FPGA. The interpolator utilizes a method based on the 1-D Discrete Cosine Transform (DCT). The software required for this includes Xilinx ISE 14.4 and MATLAB. Knowledge of Verilog HDL and familiarity with MATLAB are required. In addition, experience with the Discrete Fourier Transform is required to understand the design. The physical requirements for this project are,

- Virtex 5 ML506 with Xilinx JTAG programmer
- o Diligent Pmod1 AD1
- o Diligent Pmod1 DA2
- Oscilloscope
- Function Generator

#### Theory

Interpolation is the construction of new data points, based on the given discrete points of a signal. The method used to interpolate in this design is based on the Discrete Cosine Transform (DCT). A signal that is band limited can be exactly interpolated by taking the Discrete Fourier Transform (DFT) and padding zeroes to the end of the spectrum. If one mirror extends the data points prior to taking the DFT, it would be equivalent to the Type-II DCT. The equations for the DCT and the inverse DCT are

$$X_{c}[k] = 2\sum_{n=0}^{M-1} x[m] * \cos\left(\frac{\pi k(2m+1)}{2M}\right), \ k = 0, 1, \dots M - 1$$
(1)

$$x[m] = \frac{1}{M} \sum_{k=0}^{M-1} X_c[k] * b[k] * \cos\left(\frac{\pi k(2m+1)}{2M}\right), \ m = 0, 1, \dots M - 1$$
(2)

where  $b[0] = \frac{1}{2}$  and b[k] = 1 for  $k = 1, 2 \dots M - 1$ .

In some texts, these formulas rearrange the constants at the beginning of the equation to make the transform orthogonal; however, for this design, it is not necessary. In order to interpolate, we must take the forward DCT of a signal, and then take the inverse DCT of the zero-padded transform. We can represent the forward DCT as a matrix with m in the columns and k in the rows,

$$2\begin{bmatrix} \frac{\cos(0)}{2} & \frac{\cos(0)}{2} & \ddots & \ddots & \frac{\cos(0)}{2} \\ \cos(\frac{\pi}{2M}) & \cos(\frac{3\pi}{2M}) & \cos(\frac{5\pi}{2M}) & \ddots & \ddots \\ & & \cos(\frac{6\pi}{2M}) & \ddots & \ddots & \ddots \\ & & & \ddots & \ddots & \ddots & \ddots \\ \cos(\frac{(M-1)\pi}{2M}) & \ddots & \ddots & \cos(\frac{\pi(M-1)(2(M-1)+1)}{2M}) \end{bmatrix}$$

By multiplying this matrix by the extended inverse DCT matrix, the outcome is a matrix that may be multiplied by the sampled sequence to achieve an interpolated sequence (as will be seen in (4)). First, however, we must modify the inverse DCT to fit our application. We can zero-pad the DCT by only utilizing a summation of M points and multiplying the denominator of the cosine by N. Also, we apply a shift to the cosines in order to have x[n] = x[mN]. The resultant IDCT equation is

$$x[n] = \frac{1}{M} \sum_{k=0}^{M-1} X_c[k] * \cos\left(\frac{\pi k(2n+N)}{2*N*M}\right), \ n = 0, 1, \dots N * M - 1$$
(3)

where N is an integer and the scaling factor.

The matrix for the inverse transform is

If **A** is the DCT matrix and **B** is the inverse DCT matrix, then x[m], a row vector of M samples, can be interpolated by doing the multiplication in Equation 4 and x[n] becomes an M\*Nx1 row vector.

$$x[n] = \frac{2}{M} (\mathbf{BA}) x[m] \tag{4}$$

#### **Design Considerations**

In order to interpolate in real time, the processing is done in frames. As explained in the previous Theory section, the size of the frame is M. For this implementation, M is fixed to four. Another aspect of the design that must be considered is the upscaling factor, N. In this design, the number N is user defined and parametric. It should be noted that N must be an integer. For the demonstration, we assign the upscaling factor, N, to four. If a different upscaling factor is desired, simply assign it to N in the top module and carry out the rest of the procedure with the corresponding factor in mind. An example of the processing frame is illustrated in the **Figure 1**.



Figure 1: Four point processing frame using DCT/IDCT

In the design from **Figure 1**, four DCT coefficients are needed for every newly constructed data point. The design implements N\*3 impulse responses, each of which are specifically dedicated to a point on the new, upsampled sequence. These sub-responses can be represented by a row of four points from the resulting matrix of Equation 4. The responses are as follows,

The 4 point processing frame requires 4 coefficients for every row; thus, a total of N\*3\*4 coefficients are needed. We can reduce the number of coefficients by refreshing the frame every sample and only interpolating on the final data points. Specifically, interpolants are only inserted between x[2] and x[3] (the original third and fourth samples). To do this, we can utilize rows 2\*N to 3\*N-1. The rows for the processing frame are as follows,

This means that only N\*4 coefficients are needed rather than N\*4\*3. Basically, the design is a moving version of the illustration in **Figure 2**.



*Figure 2:Processing frame between x[2] and x[3]* 

To verify, we have applied a test signal and interpolated based on the moving four point frame from **Figure 2**. **Figure 3** shows an example of the original signal, x[m] and the interpolated version, x[n].



Figure 3: Test signal (above) and interpolated signal using moving frame (below)

Another parameter that must be set is SIZE. This is equal to the number of bits needed to represent the integer N. For the demonstration, N is four; thus, we only need SIZE to be equal to 2 bits. Again, this is set in the top module.

# **Conversion and Sampling Rates**

Two external devices interface with the ML506 board. The PMOD AD1 and PMOD DA2 act as the input and output of the overall system. In order to digitize a signal, the PMODAD1 is used. It contains two AD7476A chips from Analog Devices. The DAC121S101 chip from National Semiconductor is used on the PMODDA2 to output the signal and the new data points. Both devices use Serial Peripheral Interface (SPI) and the module DAC\_OUT is used to interface with the external boards.

The clocking speed on board of the ML506 is 100MHz. Both PMOD boards can only be clocked at a maximum frequency of 20 MHz. To be well within spec, we can bring the clock speed down to the 10 MHz. This will be done using the clock manager in a following section. A single conversion for both the ADC and the DAC takes at least 28 external clock cycles in this design. The DAC\_OUT module gives the user the ability to change the conversion frequency by setting the parameter WAIT\_TIME in the top module. This parameter must be calculated by the formula below. It should be noted that the sampling frequency of the output is the *Desired Frequency* from the equation below. For the ADC frequency, simply divide the *Desired Frequency* by the scaling factor, N. For the demonstration, the desired frequency is 192 KHz so the parameter WAIT\_TIME is set to 24.

Desired Frequency = 
$$\frac{10 \times 10^6}{28 + \text{WAIT}_\text{TIME}} Hz$$
 (5)

#### Setup

At this point, we are ready to implement the design. Power up the ML506 and find a Xilinx JTAG programmer to connect to the desktop and the FPGA. The PMODs will be placed on the J6 header pins. The AD1 will have pin 1 going to pin 38 on the ML506 and the DA2 will have pin 1 going to pin 52. This is illustrated in **Figure 4**.



Figure 4:J6 headers on ML506 and PMOD connectors

Connect the ground to the designated pins on both boards. The ML506 has a ground pin in the last row, of the center column on the J6 header. Also, there are pins that output 3.3V. Jump these to the circuit to make the correct connections to the ADC and DAC. Next, connect the function generator and scope probes to A0 (first pin of the ADC), D0 (first pin of DAC), and D1 (third pin of the DAC) respectably. The setup is illustrated in **Figure 5** and **Figure 6**.



*Figure 5:Scope probes (black) connected to DAC and function generator (red) connected to ADC* 



Figure 6: Board setup and ML506 orientation

# Implementation

Now that we have the physical setup, we open up Xilinx ISE to implement the design. Create a designated folder for the modules in any appropriate directory. In Xilinx, select File, New Project. The window in **Figure 7** will pop up.

		-	-	×
> New Project	t Wizard		-	
Create New Pro	oject			
Specify project location	on and type.			
Enter a name, locat	tions, and comment fo	r the project		
Name:	DCT_Interpolation			
Location:	F:\Spring2014\Real	TimeDSPLab\DCT_Interpola	ation\DCT_Interpolation	
Working Directory:	F:\Spring2014\Real	TimeDSPLab\DCT_Interpola	ation\DCT_Interpolation	
Select the type of t	op-level source for th	e project		
Select the type of t Top-level source ty HDL	op-level source for th	e project		



Name the project DCT\_Interpolation. Match the project settings with the ones illustrated in Figure 8.

roject Settings pecify device and project properties. elect the device and design flow for the p	roject	
Property Name	Value	
Evaluation Development Board	None Specified	
Product Category	All	-
Family	Virtex5	
Device	XC5VSX50T	
Package	FF1136	
Speed	-3	•
Top-Level Source Type	HDL	
Synthesis Tool	XST (VHDL/Verilog)	
Simulator	ISim (VHDL/Verilog)	
Preferred Language	Verilog	
Property Specification in Project File	Store all values	
Manual Compile Order		
VHDL Source Analysis Standard	VHDL-93	

Figure 8: Project settings

Add a Verilog Module by selecting Project, New Source. A window will appear. Select Verilog Module and name it TopLevel as shown in **Figure 9**.

New Source Wzard	<b></b>
Select Source Type Seter source type, fler name dits booton.  Systematic Verlag Module Verlag Module Verlag Terfature Verlag Terfature Verlag Netalage Verlag Terfature Media Verlag Te	File name: Toptevel Location: [F:[Spring20149RealTimeDSPLab]DCT_Interpolation/DCT_Interpolation [2] Add to project
More Info	Next Cancel

Figure 9:New verilog source for top module

Copy the **DCT INTERPOLATION** code from the Appendix and paste it into the module. After saving the code, it is evident that there seems to be missing modules from the top level. This is where the coefficient look up table and clock divider will be. Prior to inserting these, however, we can map the IO's to our design by adding a User Constraints File. Select Project, New Source, and select Implement Constraints File. Name the file "board". Copy and paste the following code for the .ucf file.

```
## INTERNAL CLOCK 100 MHz
NET "CLK_100" LOC = "AH15";
# PMOD AD1
NET "CS" LOC = "AE32"; // Pin 38 on ML
NET "Din" LOC = "AG32"; // Pin 40 on ML
NET "ADC_CLK" LOC = "AK34"; // Pin 44 on ML
# Pmod DA2 DAC Pins on J6 Header
NET "SYNC" LOC = "AL34"; // Pin 52 on ML
NET "DO" LOC = "AL33"; // Pin 54 on ML
NET "DO_2" LOC="AM33"; // Pin 56 on ML
NET "DAC_CLK" LOC = "AJ34"; // Pin 58 on ML
# RESET
NET "RST" LOC = "V8"; // GPIO South Buttton on Board
# PMOD AD1
NET "CS" FAST; // Pin 38 on ML
NET "ADC_CLK" FAST; // Pin 40 on ML
# Pmod DA2 DAC Pins on J6 Header
NET "SYNC" FAST; // Pin 52 on ML
NET "DO" FAST; // Pin 54 on ML
NET "DO_2" FAST; // Pin 56 on ML
NET "DAC_CLK" FAST; // Pin 58 on ML
```

When saved, the project should look like Figure 10.



Figure 10: Project after saving .ucf file

### **Generating Coefficients**

The implementation is similar to a four tap FIR filter; however, we need to have coefficients for each index rather than one set impulse response. These coefficients are based on Equation 5 and can be placed into a ROM. To generate the coefficients, we must first use MATLAB. Create a new script in MATLAB and insert the code provided in the Appendix. Set the variable named SCALE to the integer N that was chosen for this design. Run the script. A new .coe file named mycoefile will be saved in the MATLAB directory as illustrated in **Figure 11**.

Select COE File					
🕽 🔵 🗢 🚺 🕨 Libraries	Documents      MATLAB	- C - BA	ock Me	▼ <b>4</b> ∳ Se	arch MATLAB
Organize 👻 New fold	er				# • 🗖 🤅
☆ Favorites ■ Desktop	Documents library MATLAB				Arrange by: Folder 🔻
Downloads	Name	Date modified	Туре	Size	
Recent Places	🍌 codegen	3/6/2014 4:16 PM	File folder		
Libraries	mycoefile.coe	7/22/2014 7:00 PM	COE File	1 KB	
Documents					
👌 Music					
Pictures					
H Videos					
Computer					
🌉 OS (C:)					
👝 DATAPART1 (D:)					
💼 DATAPART2 (E:)					
💼 DATAPART3 (F:)					

#### Figure 11: Path to .coe file from MATLAB

Due to MATLAB generating coe files that are not compatible with any recent versions of Xilinx, we need to manually alter the file. When selected, the coe file will open in a text editor. Remove the text "Radix = ... CoefData =" and replace it with the following text as shown in **Figure 12** and **Figure 13**.

memory\_initialization\_radix=2;
memory\_initialization\_vector=

Verify that the beginning of the file looks identical to the **Figure 13.** Save the file and exit MATLAB. Do not rerun the script. That would reform the file back to the incorrect form.





Figure 13: Correct format for .coe file

Next, we can insert this ROM by using the Xilinx IP tool. Select Project and New Source. On the window that pops up, select IP (CORE Generator and Architecture Wizard) and name the file LUT. The name of the module is significant as it is called in the top level of the project. In Memories and Storage, RAMs & ROMs, select Block Memory Generator (**Figure 14**).

ate Coregen or Arch	itecture Wizard IP Core.									
View by Function	View by Name									
Name		▲ Ver	sion AXI	AXI4-Stream	AXI4-Lite	Status	License	Vendor	Library	
Digital Sig Digital Sig Embedder FPGA Feat Math Fun Memories FIFOs FIFOs Memore AMas	nal Processing J Processing cures and Design ctions & Storage Elements wy Interface Generators & ROMs	2.2				Desclustion				
Di	stributed Memory Genera	tor 7.2				Production		xilinx.com	ip	
⊕ 📂 Standard I ⊕ 芦 Video & Ir	Bus Interfaces mage Processing									
										Clea
Search IP Catalog:										

Figure 14:IP Core Wizard directory

A wizard will appear (Figure 15). Go to the second page of the wizard and select Single Port ROM as illustrated in Figure 16.

V Block Memory Generator	A 400 MIL 1	<b>X</b>
Documents View		
Block Memory Generator Documents View P Symbol  ADDR418 0  ADDR418 0  Block B	Block Memory Generator      Demonst Hame     UT     Interface Type     Interface Type     Note Stand Alone  Memory Generator (BMC) are the original standard BMG functions.  Native Interface Block Memory Generator (BMC) are the original standard BMG functions.  Native Interface Block cores can be customized to utilize Single Port RAM (SP), Simple Du Port ROM (SP ROM) configurations. In addition, Netwe Interface BMG core also support functions.	xlinx.com:p:blk_mem_gen:7.3 Selviered by the previous versions of the Log/CORE Block and clock domain de-coupling functions al Port RAM (SDP), True Dual Port RAM (TDP) and Single eaures such as SoftECC/ECC, Pipeline Stages and file
P Symbol     Power Estimation	Datasheet < Back Page 1 d	of 6 Next > Generate Cancel Help

Figure 15: Block Memory Generator initial window

Decuments View  PS Symbol  PS Sym
P Symbol of X  P Symb
CUA  Inductorantees I

Figure 16:Single Port ROM

Block Memory Generator	40 MAY 8 (0) 101 1	
oocuments view	e × Logi COPPE Block Memory Port A Options Memory Size	Generator xilinx.com:ip:bik_mem_gen:7.
ADDRA(3.9)	Read Width 16       Range: 14608         Read Depth 16       Range: 29011200         Operating Mode <ul> <li>Write First</li> <li>Read First</li> <li>No Change</li> </ul>	Enable Always Enabled Use ENA Pin
RSTA → → RDACORI UKA → INJECTOBITERR → INJECTOBITERR →	scop a)	
1P Symbol 9 Power Estimation	Datasheet	< Back Page 3 of 6 Next > Generate Gancel Help

On the next page, input 16 for the Read Width. The Read Depth is equal to the parameter N\*4.

Figure 17:Size of Memory

Finally, load the .coe file on page 4 by selecting browse and finding the correct file from the MATLAB directory. It is placed in DOCUMENTS/MATLAB folder.

V Block Memory Generator		
Documents View		
Block Memory Generator       Documents     View       JP Symbol     6 ×	Discrete Memory Generators         Optional Output Registers         Part A         Register Port A Output of Memory Primitives         Register Port A Output of Memory Primitives         Register Port A Output of Memory Primitives         Register Port A Output of SoftECC logic         User REGCEAR Pin (separate enable pin for Port A output registers)         Pipeline Stages within Mux 0 registers         Memory Initialization         Coe File in o_coe file_loaded         If I Remaining Memory Locations         Remaining Memory Locations (Het)	xilnx.com:ip:bik_mem_gen:7.3
💡 IP Symbol 🍳 Power Estimation	Datasheet         < Back         Page 4 of 6         Next >         Gener	ate Cancel Help

Figure 18: Loading of .coe file

To verify that the coefficients are properly loaded into the ROM, select Show to view the contents. After verification, select Generate.

V Block Memory Generator	4	
Documents View		
Accerda of the second s	Optional Output Registers         Port A         Register Port A Output of Memory Primitives         Register Port A Output of Memory Port Port A Output of M	xllinx.com:ip:blk_mem_gen:7.3
RSTA	I Load         2         011110001101011           3         00010111000001         8           4         000001111000001         9           5         11001001011111         9           7         001101000001         7           8         00000001101111         9           11011011000000         Close         Help	Browse Show
Y IP Symbol Y Power Estimation	vacuaneat rage 4 01 0 Next > Gen	erate Cancer Help

Figure 19: Coefficients correctly inserted into memory

### **Clock Divider**

The final component that must be added to the design is the DCM clocking manager. Create a new IP Core source as done in the previous section, but this time, name it CLK\_DIV. Again the name should be exactly the same in order to instantiate it from the top module. Select next and find the "Double clock frequency (DCM)" under FPGA Features and Designs, Clocking, Virtex 5, and Choose wizard by basic function (**Figure 20**).

Treate Coregen or Arc	hitecture Wizard IP Core.									
Name	View by Name	*	Version	AXI4	AXI4-Stream	AXI4-Lite	Status	License	Vendor	Library
⊕ ⊘ Digital Sin ⊕ ∞ Embedde → FPGA Fea FPGA Fea → Cioc ↓ ∞ Sin ⊕ ∞	gnal Processing de Processing locking Wzard partan-3 partan-3 partan-3A rites-4 "Choose wizard by basic function "Choose of the function of the function of the function "Choose of the function of the function of the function "Start of the function of the function of the function of the function "Filter function of the function		3.6 13.1 13.1 13.1 13.1				Production Production Production		xilinx.com xilinx.com xilinx.com xilinx.com	ip ip ip
	Filter jitter on single DCM output clock (DCM to PLL)		13.1				Production		xilinx.com	ip
									10	Class

Figure 20: Clock Manager in IP Core Wizard directory

Next, a window will appear asking for the HDL that is in use. Select Verilog as shown below.

XAW File:					
DCT_Interpolation Rev1\D0	T_INTERPOLAT	TION\ipcore_	dir\.\CLK_DIV:	xaw	
Output File Type	Verilog				
Synthesis Tool				_	
XST Part				•	
xc5vsx50t-3ff1136					Select
	OH		Cancel		

Figure 21: HDL Selecton

On the pop-up window that appears, select the CLKDV component, input 100 to the Input Clock Frequency, and select 10 for the Divide By Value (**Figure 22**). Verify that the wizard looks identical to **Figure** 22. Generate the clock divider by clicking next for the remaining windows. When the core is done loading, all modules instantiated in the top level should be present.

Xilinx Clocking Wizard - General Setup       CLKIN       CLKFB       DADDR[6:0]       DI[15:0]       DWE       DEN       DCLK       E       RST       PSEN	CLK90
Input Clock Frequency	Phase Shift Type: NONE Value: 0
External     Single     Differential	External     Single     Differential
Divide By Value           10         •           ✓         Use Duty Cycle Correction	Feedback Value (e) 1X
More Info Advanced	< Back Next > Cancel

Figure 22: Clocking options for DCM

# **Test and Verification**

With all parameters set and all modules ready, we can select Generate Programming File (**Figure 23**). When the Xilinx is done loading, program the FPGA using IMPACT and assign the corresponding configuration file to the device.



Figure 23: Generate programming file for target device

By connecting the probes to pins 38 and 52 on the J6 header, you are able to view the enable for the ADC and DAC. Notice that the ADC and DAC are both active low. As illustrated on the scope, SYNC, the yellow signal, is enabled N times more than CS, the blue signal. Also, the frequency of CS is approximately 48 KHz, four times less than the desired frequency of 192 KHz. Prior to inserting a signal into the system, it should be mentioned that the ADC and DAC only operate with positive voltages; thus, if one inserts a signal straight from the function generator, an offset must be used to place the signal in the proper range (0-3.3V). Input a signal to the ADC.



Figure 24: Enable for DAC (yellow) and ADC (blue)

When observing signals at the input and the output, the signal should be uninterrupted. Again, the intention is not to alter the content of the signal; rather, the goal is simply to change the resolution of the output. Raise the frequency to near half of the sampling frequency. If the scope is used to runstop and zoom in on the signal, as illustrated in **Figure 26**, cursors may be used to view the sampling period. Notice the stair-like nature of the signal in **Figure 26**. The cursors show that the width of the steps in time is approximately 5.2µs. This translates to an output rate of approximately 192 KHz and verifies that the the sampled signal is being interpolated.



Figure 25: Signal at the input and output



Figure 26: Zoomed in scope shot

### Appendix

//DCT INTERPOLATION in Verilog HDL

`timescale 1ns / 1ps // Create Date: 13:15:07 06/28/2014 **DCT INTERPOLATION** // Design Name: // Module Name: **TopModule 1** // Target Devices: Virtex 5, ML506 // Tool versions: Xilinx ISE 14.4 // Description: This design is a real-time interpolator that is based on the DCT // Parameters: N is the upsampling integer. 11 SIZE must be set to the number of bits needed to suppord the integer N // WAIT\_TIME allows the user to change the sampling frequency module TopModule\_1#(parameter N=4, WAIT\_TIME=78, SIZE=2) (Din, CLK\_100, RST,CS, ADC\_CLK, SYNC, DO, DO\_2, DAC\_CLK);

> input Din; input CLK\_100; input RST; output CS; output ADC\_CLK; output SYNC; output DO; output DO\_2; output DAC\_CLK;

wire [11:0] value\_out; wire [11:0] value\_in; wire [SIZE+1:0] coef\_index; wire [11:0] sample; wire [15:0] dct\_coeff;

wire [16:0] mat; wire mult\_en; wire mult\_done;

wire CLK;

// // wire CLK; // TEST assign CLK=CLK\_100; // TEST

assign ADC\_CLK=CLK; assign DAC\_CLK=CLK;

```
MAC #(4) UU1 (
	.CLK(CLK), // in from ML506
	.en(mult_en),// in from DCT
	.A(sample),// in 12 bits from DCT
	.B(dct_coeff), // in 16 bits from LUT
	.MULT_COMPLETE(mult_done),// out to DCT
	.FINAL(mat)// out 16 bits to DCT
	);
```

```
DCT #(.N(N),.RANGE(SIZE)) UU2 (
```

.CLK(CLK), // in from ML506 .SAMPLE(value\_in), // in 12 bits from DAC\_OUT .RST(RST), //in .DAC\_done(dac\_done),// in from DAT\_OUT .MULT\_done(mult\_done), // in from MAC .COEF(mat), // in 16 bits from MAC .COEF(mat), // in 16 bits from MAC .MULT(sample), // out 12 bits to MAC .en\_MULT(mult\_en), // out to MAC .COEFFICENT(coef\_index), // out to LUT .ADC\_en(adc\_en), // out to DAC\_OUT .UPSAMPLE(value\_out)// out 12 bitsto DAC\_OUT );

(\* BOX\_TYPE = "user\_black\_box" \*)

#### LUT UU3 (

```
.clka(CLK), // input clka
.addra(coef_index), // input
.douta(dct_coeff) // output [15 : 0] douta
);
```

DAC\_OUT #(WAIT\_TIME) UU4 ( .CLK(CLK),// 100 MHz Clock .RST(RST), .VALUE\_OUT(value\_out), // output 12 bit from DCT to DO .DI(Din), // input .ADC\_EN(adc\_en), // input .ADC\_EN(adc\_en), // input 12 bit to DCT .CS(CS), // output .DCLK1(CLK), // output .DCLK1(CLK), // output .DO(DO), // output .DO(DO), // output .DAC\_DONE(dac\_done) // output to DCT );

```
CLK_DIV UU5 (
.CLKIN_IN(CLK_100),
.CLKDV_OUT(CLK),
.CLKIN_IBUFG_OUT(), // Unconnected
.CLK0_OUT() // Unconnected
);
```

endmodule

`timescale 1ns / 1ps // Create Date: 20:27:34 05/01/2014 // Description: This is a MAC that only Adds four levels at a time. "en" initiates the process. MULT\_COMPLETE Goes high when MAC is done and the output // // retains the correct value until reset. module MAC #(parameter SIZE=4) (input CLK, en, input signed [11:0] A, input signed [15:0] B, output reg MULT\_COMPLETE, output signed [16:0] FINAL ); reg [4:0] COUNT; wire signed [28:0] Temp1; reg signed [30:0] Temp2; assign Temp1=\$signed({1'b0,A})\*\$signed(B);// Multiply assign FINAL=Temp2[30:14]; always@(posedge CLK) begin if(en) begin if( COUNT < (SIZE) ) begin COUNT<=COUNT+1; Temp2<=Temp1+Temp2; // Accumulate</pre>

else // raise COMPLETE flag and output the high 16 bits MULT\_COMPLETE<=1; end // end if(en) else begin // RESET MULT\_COMPLETE<=0; COUNT<=0; Temp2<=0; end end // always initial begin // Initial Conditions COUNT=0; Temp2=0; MULT\_COMPLETE=0; end

end

endmodule

// Used to input and output when enabled

reg [4:0] COUNT;

output reg SYNC, DO, DO\_2, DAC\_DONE );

```
// temp register for original samples
reg [11:0] Temp;
integer TIMER=0;
assign DCLK1=CLK;
always@(posedge CLK)
begin
       if( ~RST )
       begin
              COUNT<=COUNT+1;
              if(COUNT<11)
              begin
                      DO<=0;
                      DO_2<=0;
                      DAC_DONE<=0;
              end
              // Begin data conversion by setting ADC and DAC to '0'
              else if( COUNT >= 11 && COUNT <= 14 )
              begin
                      SYNC<=1'b0;
                             if( ADC_EN )
                                     CS<=1'b0;
                      DO<=0;
                      DO_2<=0;
              end
              // 12 bit words are sent and recieved
              else if( COUNT<=26 )
              begin
                      DO<=VALUE_OUT[26-COUNT];
                      DO_2<=Temp[26-COUNT];</pre>
                      if( ADC_EN )
                      begin
                             VALUE_IN[0]<=DI;
                             //Shift Data Into ADC
                             VALUE_IN[11:1]<=VALUE_IN[10:0];
                      end
              end
              // Turn off enablers
              else if( COUNT==27 )
              begin
                      Temp<=VALUE_IN;</pre>
```

```
24
```

```
CS<=1'b1;
                    SYNC<=1'b1;
                    if( TIMER==ADDED_TIME )
                    begin
                           COUNT<=0;
                           TIMER<=0;
                           DAC_DONE<=1;</pre>
                    end
                    else
                    begin
                           COUNT<=COUNT;
                           TIMER<=TIMER+1;
                           DAC_DONE<=0;
                    end
             end
      end //RST
      else
             COUNT<=0;
end
initial
begin
      CS=1;
      DAC_DONE=0;
      COUNT=0;
      SYNC=1;
end
```

```
endmodule
```

input [11:0] SAMPLE, input RST, input DAC\_done, input MULT\_done, input [16:0] COEF, output reg [11:0] MULT, output reg en\_MULT, output [1+RANGE:0] COEFFICENT, output reg ADC\_en, output reg [11:0] UPSAMPLE );

integer j;

// Neg Edge Flag
reg CONVERSION\_flag;

reg [11:0] A [0:3]; //Sample Storage reg [RANGE-1:0] index; // interpolant index reg [1:0] Xc; // coefficient

```
assign COEFFICENT ={index,Xc};
```

// Next STATE Logic

```
always@( posedge CLK )
begin
```

```
// RESET

if( RST )

begin

UPSAMPLE<=0;

A[0]<=0;

A[1]<=0;

A[2]<=0;

A[3]<=0;

index<=0;

Xc<=0;

CONVERSION_flag<=0;

end // RESET

else
```

begin

```
// Conversion NOT in progress
if( ~CONVERSION_flag )
begin
MULT<=A[Xc];</pre>
```

```
// Only increment up to three
       if( Xc==2'b11 )
              Xc<=Xc;
       else
              Xc<=Xc+1;
       en_MULT<=1'b1;</pre>
       if( MULT_done )
       begin
              en_MULT<=0;
              Xc<=0;
              CONVERSION_flag<=1;
              if( index==N-1 )
                     ADC_en<=1;
              else
                     ADC_en<=0;
              // Roof and floor protection
              if( COEF[16] )
                      UPSAMPLE<=0;
              else if( |COEF[15:12] )
                      UPSAMPLE<=12'b111_111_111_111;
              else
                      UPSAMPLE<=COEF[11:0];
       end // MULT_done
end // Conversion Flag
else
begin
       if( DAC_done )
       begin
              if( ADC_en )
              begin
                      A[3]<=SAMPLE;
                     A[2]<=A[3];
                      A[1]<=A[2];
                      A[0]<=A[1];
                      index<=0;
                     Xc<=0;
                      ADC_en<=0;
              end // ADC_en
              else
              begin
```

```
27
```

index<=index+1; Xc<=0; end // ADC\_en/else

CONVERSION\_flag<=0; end // DAC\_done

else

CONVERSION\_flag<=1;

end // else

end // else (~reset)

end // always

initial begin

end

CONVERSION\_flag=0; Xc=0; index=0; for( j=0;j<=3;j=j+1) begin A[j]=0; end

endmodule

#### %%MATLAB Script

clc clear all close all *୧୧୧୧୧୧୧୧୧୧୧୧୧୧୧୧* % This script is used to generate coefficients that % are needed to interpolate. It is important that  $\ensuremath{\$}$  the SCALE variable below is set to the number N from the % top level module from the design in Xilinx. ୢୄ୶ୄ୶ୄ୶୶୶୶୶୶୶୶୶୶୶୶୶୶୶୶୶୶୶୶୶୶୶୶୶୶୶୶ %%%%PARAMETER%%%%%%%%% SCALE=4; *୧୧୧୧୧୧୧୧୧୧୧୧୧୧* % Indexes n=0:3; k=0:3; k=k'; m=0:4\*SCALE-1; m=m';% % Forward DCT Forward=cos(pi.\*k\*(2\*n+1)/8); Forward(1,1:end)=ones(1,4)\*0.5; k=k'; % % INVERSE DCT Inverse=cos(pi.\*(2\*m+SCALE)\*k/(SCALE\*8)); % % Matrix Multiplication of full system DCTINTERP=Inverse\*Forward/2; % % Isolate needed coefficients h1=DCTINTERP(2\*SCALE+2:3\*SCALE+1,:); % % Reshape to fit one dim array h1=reshape(h1', 4\*(SCALE), 1); h=dfilt.dffir(h1); % % Quantize Coeff. set(h, 'arithmetic', 'fixed'); h.CoeffWordLength = 16; coewrite(h,2,'mycoefile');

#### References

- Analog Devices, "2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70," D02930-0-1/11(F) datasheet, January 2011.
- Diligent, "Diligent PmodAD1 Analog to Digital Module Converter Board Reference Manual," 502-064 datasheet, December 6, 2011.
- Diligent, "Diligent PmodDA1 Diligent to Analog Module Converter Board Reference Manual," 502-113 datasheet, September 28, 2006.
- National Semiconductor, "DAC121S101 12-Bit Micro Power Digital-to-Analog Converter with Rail-to-Rail Output," DS201149 datasheet, June 2005.
- Oppenheim, Alan V., and Ronald W. Schafer. Discrete-time Signal Processing. Upper Saddle River, NJ: Prentice Hall, 2010. Print